



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
| 09/995,251 | 11/27/2001 | Franck Roche | 00RO30354280 | 1363 |

27975 7590 12/03/2004

ALLEN, DYER, DOPPELT, MILBRATH & GILCHRIST P.A.
1401 CITRUS CENTER 255 SOUTH ORANGE AVENUE
P.O. BOX 3791
ORLANDO, FL 32802-3791

EXAMINER

YANCHUS III, PAUL B

| | |
|----------|--------------|
| ART UNIT | PAPER NUMBER |
|----------|--------------|

2116

DATE MAILED: 12/03/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | | |
|------------------------------|--------------------------------------|-------------------------------------|--|
| Office Action Summary | Application No. 09/995,251 | Applicant(s) ROCHE ET AL. | |
| | Examiner Paul B Yanchus | Art Unit 2116 | |

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 19 February 2002.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 15-44 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 15-18, 22, 24-28, 32, 34-38 and 41 is/are rejected.
- 7) ☒ Claim(s) 19-21, 23, 29-31, 33, 39, 40 and 42 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date <u>11/27/01</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claims 15-44 are pending in this application.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 15-18, 22, 24-28, 32, 34-38 and 41 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim, US Patent no. 6,408,415, in view of, Farnworth et al., US Patent no. 6,605,956 [Farnworth].

Regarding claim 15, Kim discloses a microprocessor comprising:

a first terminal receiving a mode selection signal [RESET in Figure 2];

a second terminal for receiving a control signal [CLK in Figure 2]; and

a selection means connected to the first and second terminals for selecting an operating mode of the microprocessor based upon the mode selection signal and the control signal, said selection means comprising a counter [TEST MODE COUNTER] having a counting input [CLK] and a reset input [RSTb], first coupling means coupling the counting input the first terminal, second coupling means coupling the reset input to the second terminal [Figure 2 and column 2, line 45 – column 3, line 24].

Kim does not disclose a default means for maintaining by default the reset input at a first logic value for ensuring that said counter is maintained at zero in an absence of the control signal. Farnworth discloses a default means [Switching Circuit, Impedance Circuit and Voltage

Art Unit: 2116

Circuit in Figure 6A] for ensuring that an IC device does not accidentally enter a test mode of operation by holding a test mode determining signal at a constant value [column 5, line 49 – column 6, line 10 and column 7, lines 7-23]. It would have been obvious to one of ordinary skill in the art to insert the Farnworth default means into the Kim system in order to selectively disable a test mode to ensure that the test mode is not accidentally entered by a user [column 2, lines 16-23].

Regarding claims 16 and 17, Farnworth states that the default means may be located internally or externally to the IC [column 4, lines 59-63].

Regarding claim 18, Farnworth states that the impedance element may be a resistor [column 5, lines 63-65].

Regarding claim 22, Kim further discloses:

a decoder connected to an output of said counter for delivering at least one mode bit, with a value of each mode bit being based upon a counting result delivered by said counter [Figure 2 and column 2, line 66 – column 3, line 4]; and

a central processing unit connected to an output of said decoder for receiving the at least one mode bit [column 2, line 66 – column 3, line 4].

Regarding claim 24, Kim states that the operating mode is a test mode or a servicing mode requiring application of a predetermined number of pulses to the counting input of said counter during a selection period for selecting the operating mode of the microprocessor [column 3, lines 10-23].

Art Unit: 2116

Regarding claim 25, Kim states that the first and second terminals are reset and clock pins that do not require a separate test pin to request entry into a test mode [column 1, lines 50-53].

Regarding claim 26, Kim discloses a microprocessor comprising:

a first terminal receiving a mode selection signal [RESET in Figure 2];

a second terminal for receiving a control signal [CLK in Figure 2]; and

a selection means connected to the first and second terminals for selecting an operating mode of the microprocessor based upon the mode selection signal and the control signal, said selection means comprising a counter [TEST MODE COUNTER] having a counting input [CLK] and a reset input [RSTb], first coupling means coupling the counting input the first terminal, second coupling means coupling the reset input to the second terminal [Figure 2 and column 2, line 45 – column 3, line 24].

Kim does not disclose a device for maintaining the reset input at a first logic value for ensuring that said counter is maintained at a predetermined value in an absence of the control signal. Farnworth discloses a device [Switching Circuit, Impedance Circuit and Voltage Circuit in Figure 6A] for ensuring that an IC device does not accidentally enter a test mode of operation by holding a test mode determining signal at a constant value [column 5, line 49 – column 6, line 10 and column 7, lines 7-23]. It would have been obvious to one of ordinary skill in the art to insert the Farnworth device into the Kim system in order to selectively disable a test mode to ensure that the test mode is not accidentally entered by a user [column 2, lines 16-23].

Regarding claims 27 and 28, Farnworth states that the impedance element may be a resistor [column 5, lines 63-65] and may be located internally or externally to the IC [column 4, lines 59-63].

Regarding claim 32, Kim further discloses:

a decoder connected to an output of said counter for delivering at least one mode bit, with a value of each mode bit being based upon a counting result delivered by said counter [Figure 2 and column 2, line 66 – column 3, line 4]; and

a central processing unit connected to an output of said decoder for receiving the at least one mode bit [column 2, line 66 – column 3, line 4].

Regarding claim 34, Kim states that the operating mode is a test mode or a servicing mode requiring application of a predetermined number of pulses to the counting input of said counter during a selection period for selecting the operating mode of the microprocessor [column 3, lines 10-23].

Regarding claim 25, Kim states that the first and second terminals are reset and clock pins that do not require a separate test pin to request entry into a test mode [column 1, lines 50-53].

Regarding claim 36, Kim discloses a method for selecting an operating mode of a microprocessor comprising a counter having a counting input and a reset input, and a first coupling circuit coupling the counting input to a first terminal of the microprocessor, and a second coupling circuit coupling the reset input to a second terminal of the microprocessor [Figure 2 and column 2, line 45 – column 3, line 24] the method comprising:

Art Unit: 2116

driving the counting input [CLK in Figure 2] with a mode selection signal applied to the first terminal of the microprocessor [RESET in Figure 2]; and

driving the reset input [RSTb in Figure 2] by a control signal applied to the second terminal [CLK in Figure 2] for activating the counter. Kim does not disclose maintaining by default the reset input at a first logic value for ensuring that the counter is maintained at a predetermined value in an absence of the control signal. Farnworth discloses a device [Switching Circuit, Impedance Circuit and Voltage Circuit in Figure 6A] for ensuring that an IC device does not accidentally enter a test mode of operation by holding a test mode determining signal at a constant value [column 5, line 49 – column 6, line 10 and column 7, lines 7-23]. It would have been obvious to one of ordinary skill in the art to insert the Farnworth device into the Kim system in order to selectively disable a test mode to ensure that the test mode is not accidentally entered by a user [column 2, lines 16-23].

Regarding claims 37 and 38, Farnworth states that the impedance element may be a resistor [column 5, lines 63-65] and may be located internally or externally to the IC [column 4, lines 59-63].

Regarding claim 41, Kim further discloses that the selection signal includes a predetermined number of pulses and using the counter for counting the number of pulses in the mode selection signal, generating at least one mode bit based upon the number of pulses counted, and delivering the at least one mode bit to a central processing unit [column 2, line 66 – column 3, line 4].

Regarding claim 43, Kim states that the operating mode is a test mode or a servicing mode requiring application of a predetermined number of pulses to the counting input of said

Art Unit: 2116

counter during a selection period for selecting the operating mode of the microprocessor [column 3, lines 10-23].

Regarding claim 44, Kim states that the first and second terminals are reset and clock pins that do not require a separate test pin to request entry into a test mode [column 1, lines 50-53].

Allowable Subject Matter

Claims 19-21, 23, 29-31, 33, 39-40 and 42 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Chen et al., US Patent no. 6,526,536, discloses an apparatus for preventing an integrated circuit from erroneously entering a test mode of operation.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul B Yanchus whose telephone number is (571) 272-3678. The examiner can normally be reached on Mon-Thurs 8:00-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne H Browne can be reached on (571) 272-3670. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2116

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Paul Yanchus
November 29, 2004



JOHN R. COTTINGHAM
PRIMARY EXAMINER